(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 27 June 2002 (27.06.2002)

PCT

(10) International Publication Number WO 02/50700 A2

(51) International Patent Classification⁷: G06F 15/78

(21) International Application Number: PCT/GB01/04685

(22) International Filing Date: 19 October 2001 (19..0.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Date:

0030994.8

19 December 2000 (19.12.2000) GI

(71) Applicant (for all designated States except US): PIC-OCHIP DESEGNS EMMITED [GB/G3]: 14 Sydney Gardens, Bath BA2 6BZ (GB).


- (72) Inventor; and
- (75) Inventor/Applicant (for US only): CLAY DON, Anthony,

Peter, John [GB/GB]; 14 Sydney Gardens, Bath BA2 6BZ

- (74) Agent: O'CONNELL, David, Christopher; Haseltine Lake & Co., Imperial House, 15-19 Kingsway, London WC2B 6UD (GB).
- (31) Designated States Inctionall: AE, AG, AL, AM, AT, AU, AZ, B.1, 13, 143 bd, BY, dd, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, 142, 144, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AV, AZ, BY, 'G, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,

[Continued on next page]

(54) Title: PROCESSOR ARCHITECTURE



(57) Asstract: There is described a processor architecture having a plurality of processing elements, each element having at least one input port and at least one output port, each port having at least a data bus and a valid data signal line: and a bus structure which contains a pluratity of switches which are arranged so as to allow an output port of any first processing element to be connected to the input port of any second processing element for a time interval, in which each processing element is enabled to set a value on the valid data signal line of its output port to a first logic state when the associated data bus contains a transfer value, and to a second logic state when the data bus does not contain a transfer value, and in which each processing c'ement is further enabled to enter a visiting state for a predetermined time interval when the value on the valid data agral line of the associated input port is in the second logic state. This reduces in quair consumption of the device.

WO 02/50700 A2

BNSDOCID: <WO 0250700A2 1 >

TG).

IT, LU, MC, NL, PT, SE, TR), OAPI paten. (BE B. CF. For two-letter codes and other abbrevianons, refer to the "Guid-CG, CI, CM, GA, CN, GQ, GW, ML, MR, NL, GN, TD, ance Note on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

without international search report and to be expublished upon receipt of that report

WO 02/50780 F CT/GB01/04685

-1-

PROCESSOR ARCHITECTURE

5

10

15

20

25

30

35

This invention relates to a processor architecture, and in particular to an architecture which can be used in a wide range of devices, such as communications devices operating under different standards.

In the field of digital communications, there has been altrend to move as many functions as possible from the analogue domain into the digital domain. This has been driven by the benefits of increased reliability, ease of manufacture and better performance achievable from digital circuits, as well as the ever decreasing cost of CMOS integrated circuits. Today, the Analogue-Digital and Digital-Analogue Converters (ADC's and DAC's) have been pushed almost as near to the antenna as possible, with digital processing now accounting for parts of the Intermediate Frequency (IF) processing as well as baseband processing.

At the same time, there has been a vast improvement in the capability of microprocessors, and much of the processing for many narrowband communications systems is now performed in software, an example being the prevalence of software modems in PC's and consumer electronics equipment, partly because a general purpose processor with sufficient processing power is already present in the system. In the field of wireless communications there is extensive research in the field of software radio the physical layers of broadband communications systems require vast amounts of phocessing powers and the ability to implement a true software radio for third generation (3G) mobile communications, for example, is beyond the capability of today's DSP processors, even when they are dedicated to the task.

10

15

20

25

30

35

Despite this, there has never been a time when there has been more need for software radio. When second generation (2G) mobile phones were introduced, their operation was limited to a particular country or region. Also, the major market was business users and a premium could be commanded for handsets. Today, despite diverse 2G standards in the USA and different frequency bands, regional and international roaming is available and handset manufacturers are selling dual and trible band phones which are minufactured in their tens of millions. After years of attempts to make an international standard for 3G wob'le the situation has now arisen where there are three different air interfaces, with the one due to replace GSM (UMTS) having both Frequency and Time Division Duplex (FDD and TDD) options Additionally particularly in the USA, 3G systems must be capable of supporting a number of legacy 2G systems.

Although a number of DSP processors are currently being developed that may be able to address the computational requirements of a 30 air interface, none of these show promise of being able to meet the requirements of a handset without the use of a number of hardware peripherals. The reasons for this are power and cost and size. All three are intermelated and controlled by the following factors:

architectures require memory to store both the program and data which is being processed. Even in parallel Very Long Instruction Worl (VLIW) or Single Enstruction Multiple Data (SIMD) architectures, the entire processor is devoted to one task at a time (eg: a filter, FFT) or Vitembi decoding), with memory required to hold interreducte results himsen the tasks. In addition, test local instruction and data caches are required. Altogether, this increases the size and cost

10

15

20

25

30

35

of the solution, as well as dissipating power. In hard-wired architectures, data is usually transferred directly from one functional block to amother, with each block performing DSP functions on the data as it passes through, thus manufishing the amount of memory required.

- 2. Data bandwidth. In hard-wired solutions, all data is held locally, if necessary in small local RAM's within functional blocks. Some transceivers may contains several dozer small RAM's, and although the data bandwidth required by each RAM may be relatively small the overall data bandwidth can be vast. When the same functions are implemented in software running on a processor, the same global memories are used for all data and the required data bandwidth is enumous. Solutions to this problem usually involve the introduction of local memories in a multi-processor array, but the duplication of data on different processors and the task of transferring data between processors via Direct Memory Access (DMA) mean that the power dissipation is. If anything, increased as is silicen area and consequently cost.
- DSP processors, improvements an processing throughput are achieved by a combination of smaller manufacturing process geometries, picalining and the addition of more execution units (a.g. arithmetic logic write and multiplier-accumulators). Improvements in manufacturing processes are open to all solutions, and so are not a particular advantage flow possentional LOP processors. The other two methods both come with considerable overheads in increased area and notes, not marely because of the extra hardware which provides the performance improvement, but because of the consequential indusess in contact complexity.

The processor architecture or the gresent

10

15

20

25

30

invention falls under the browl category of what are sometimes referred to as dataflow architectures, but with some key differences which address the needs of softward. In fact, the nevention provides a solution which is more akin to a hard-wired architecture than a DSP processor, with consequential size and poter advantages. It consists of an array of processor and memory elements connected by matter matrices

According to the peasant invention, there is provided a processor arctirecture comprising

a plurality of processing elements, each element having at least one imput port and at least one output port, each port having at least a data bus and a valid data signal line; and

a hus structure which contains a plurality of switches which are arranged so as to allow an output port of any first processing element to be connected to the input port of any second processing element for a time interval.

each processing element being mabled to set a value on the valid signal data signal line of its output port to a first logic state when the associated data bus contains a transfer value, and to a second logic state when the data bus does not contain a transfer value:

each processing element being further enabled to enter a waiting state for a predstermined line interval when the value on the value signal data signal line of the associated input point as in the second logic state.

The writing state is for example, a low power sleep mode

This has the advantage that the power consumption of the device can be reduced that there is no data to be processed.

35 The femiliary the processing steeps one programmable in such a try as to set on product and edicina

10

15

20

25

30

35

- ...

inter al

Prefinably, the processing slewers Is further enabled to load take into the data bus of the input port when the value of the outle signal data signal line of the associated input part is in the first logic state.

Preferably, the frost post of each processing element is connected to the bus structure at a location in front of a location at which the concesponding output post is corrected to the bus structure, in the direction of signal flow as an instance during a transfer time period, the second processing element may set a second transfer value on the bus structure.

This achieves a further gower saving in that, when data is now being transferred across a section of the bus simusture, it does not used to be charged and discharged unnecessarily.

Preferably the processing elements include memory elements for storing releived data, and/or processing elements including Arithmetic Novic Units and Multiplier Accumulators.

Preferably, each processing element has:

- a first oupus for receiving dama iron a first bas:
- a first output for transferring data to the first bus:
- a second input for receiving data from a second bus: and
- a second subjust for managerially cate to the second bus.

The architecture of the preferred embediment allows flexible data so ding lacked alway elements using a statch matrix. This means have the device is able to sum the daily discress algorithms required by a software radio occurry. By the but have no reconfigure the array.

Reference will now by made by warr farmable, to the accompanding dualings and the accompanding

Figure 1 is a difference or operation of a section of a processor, illustrating the radiotecture in accordance with the invention;

Figure 2 is an enlarged representation of a part of the architecture of Figure 1:

Figure 3 is an enlarmed new estimation of another part of the amphibacture of Fronte 1:

Figure 4 is an aultroad two meseatables of another part of the amphinesture of Figure 7. ...

Figure 5 shows the finite increase in a typical array in addordance with the invention;

Figure 8 shows a finer away element in the architecture of Figure 1.

Figure 7 shows a second agreem element in the architecture of Figure 1.

Figure 8 shows a first derivedtion on the array element of Figure 7 in the array according to the invention:

Figure 9 shows a second commention of the array element of Figure 7 in the array according to the invention;

Figure 10 shows a third surey alement in the architecture of Figure 1.

Figure 11 shows a frenth simply element in the architecture of Figure 1.

Figure 12 shows the formation data transferred between suray elements: ...

30 Fagrume 23 is a triming diagram illustrating the flow of data between array elements

Figure 1 shows a part of the consultance of a process, a suchit school at 0. The desploy is note by of an array of elements 20 with and numbersed by bases and switches

5

10

15

20

10

15

20

25

30

35

The architecture includes first bus tains 30, shown revening hericontally to the are to seek pair including a respective first our 32 carrying data from left to might in Figure 1 and a respective second bus 36 carrying data from might to left.

In a architecture also includes second has pairs 40, shown running vertically in Figure 1, each pair including a respective third out 42 shown carrying data upwards the Figure 1 and a respective fourth bus 46 shown carrying data downwards in Figure 1.

In Figure 1 each Mamoud connection 50 represents a switch, which connects an excess element 20 to a respective bus 32, 36 the sorny flucther includes a switch matrix 55 at each information of a first and second bus pair 30.40

The data byses are restricted herein as 64-bit buses, but for some application areas it is likely that 32-bit buses will suffice. Band array element can be designed to be any one of the following:

an execution armay cleared which contains an Arithmetic Locac Unit [ADU] on Fultiplier Ecoumulator (MAC):

a memory array element, containing a RAM; an interface array element which connects the processor to an external device, or

s switch control saway shement, which controls the operation of all least of spirol lating 55.

Mech of these will be described in more debail below.

Figure 2 is an enlarged whow of a part of the architecture of Figure should six a way elements, 20A-20F. Mach array element is connected or to two 64-bit bases, 32. 38. which bases the upposite directions. After owner for every elements (as shown in Figure 1), the homest call buses are connected to two vertical buses, 42, 41, one in many up and the other

WO 02/50700 FCT/GB01/04685

3 -

down The choice of bit whith and remical hus pitch is not functionable to the rich terrine him these dimensions are presently merupod.

Each switch element B is a 2st multiplicater, controllable such that either of its two inputs can be made to appear on its output. Thus output data from an array element can be to make set onto a bus, and/or data already on the bus can be allowed to make.

The switch matrix of each open four 4 % multiplewers 501 502 for end for ending and each controllable such that all one of their indices can appear at their output

The inputs of multiplemer 500 are corrected to input connections 32s, 36s and 60s on bases 32. 36. 42 respectively, and to group for the output of multiplemer 501 is connected to his 42

The impute of multipleten FOR size of mached to input compections 32a. The and 46th or busines 33, 36, 46 respectively, and to give to. The titpleter 502 is connected to bis #3.

The inputs of multipliates 300 are corrected to input connections 32a, 35a, 42a and 46a on buses 32, 36, 42 and 46 respectively. The output of multiplexer 503 is connected to bus 36.

The inputs of multirearer 500 are connected to input connections 32a, 35a, 42a and 46a or buses 32, 36, 42 and 46 respectively. The origin of multiplexer 504 is connected to bus 30.

Thus, in the switch raining 50, the injut of any bus can be used as the source for data on the output of any bus, succept that it is not possible to select the down bus (i.e. the one entening from the top of the diagram in Popure 2, marely the fourth bus 41) as the source nor the my bus (that is, the third hus 42); and, similarly it is not postible a relact the my bus (the third bus 42) as the source of the corr bus (the fourth

BNSDOCID: <WO_____0250700A2_1_>

5

10

15

20

25

30

10

15

20

25

30

35

bus 4

these exceptions correspon about as which are not useful in practice. The servel, to sever, it is useful to have the left has as a ponential source for the right bus, and vice verse, for example when routing data from array element 208 to array element 208.

Its mentioned above, one of the impute of each of the multipliesers 50%, Full is commented no around. That is, each of the 64 bus times is connected to the value 0. This is used as near of a param production method, which will be described further polars.

Each of the militiplement 501 502, 502, 504 can be controlled by signals on two control lines. That is, a two-bin commol signal can dehermine which of the four inputs to a nuitiplement appears on instance.

Figure 3 is a ries of the top-left hand corner of the array of Figure 1 thowise the structure of a switch matrix 56 which is used then there is no input connection to a left-right bus 12, and off a switch matrix 57 which is used then there is no input correction to a left-right bus 32 on to a bus 46 running down.

multiplexars 505, 505 307, white the switch matrix 57 includes three 4.1 multiplexars 508, 509 -00.

Compared to a switch matrix in the middle of the array, the number of input burks to collapsace to 105, 508 and 505 is reduced by one as names there is no input bus entering from the last as an input to multiplexer 510, but in this desired by its input bus entering from the last as an input to multiplexer 510, but in this desired by its input to multiplexer case for multiplexer 510, but the transmission of the case for multiplexer 510, but the substitute and the case for multiplexer 510, but the last is a second is no input the antering for the last in the substitute antering for the last in the substitute at the substitute and the case in the case for multiplexer 510, but the last if the substitute antering for the last in the substitute antering for the last in the substitute and the substitu

Asimp in the table of the army, in imput buses

WO 02/591'00 □CTT/CTB01/04685

-10-

from the top on the lead the symplatic for multiplexer 506, which only has two intubed to have lead arrangements will be appoint for the total left, topright and bettom-might our lens of the amount.

Figure 4 is a tlew of part of the tup edge of the array of Figure 1, showing the structure of a pwitch matrix 5% which is used with these is to imput connection to a bus 4% running flown.

The switch matrix 53 includes now 400 multiplexers 511, 511. The random of everilable unpin class to multiplicate 511 and its area read by the loun, in the case of multiplexem ful, are all the impuriouses has been replaced by the value sent. An equivalent structure for multiplexers on the bottom edge of the array is apparent.

Data transfer can be regarded as caving three stages. Firstly, an armsy element prize the data on the appropriate cuspet.

Sampring, was biglared on, the anomymians switch matrix; or switch matrix, as a social to take the necessary connections.

Thindly, the destination wreay element loads the data.

Fach of these ascents is commodish by a separate array element, the divestant respectively, and the second destination array elements respectively, and the second by special suitable obtains nearly a case that contains and are embedied into the array of section the multiplexers in the switch matrices which their distribution. See array element confunds the full tiles are immediately ad about to its compute, with the full tiles as immediately ad about to its compute, with the function of allows separately on individual lifehigh fields. This allows several stage elements in our contact to the allows several stage elements in our contact to his allows.

BNSDOCID: <WO_____0250700A2_!_>

5

10

15

20

25

30

•

such he Wid-Company-Select Add in the Witerbi Algorithm, welltah maket impensertion mades of horizonal and vertical business per canadica the entice Stroit has and the specialist common signals.

Clearly, the chara operations of source, switching and leading, although apatroners independently need to be synchronised. Thus is addiewed by restricting all data firansfer operature to a series of prefetermined cycles which are fixed it the time then the program is dympiled and mapped nath the array. It is general purpose invocessor this learning in could be omenous, boy the is actually hadrial for more upoblications of the present in antim.

is rentiamed arresposity ancess and a number of types of array element. But thereall must conform to three has no rules

Mirerby they muse av fabet and amount points which contact to the left and runot but it of the array.

Rechardly, they was run a program waith is symphornised to the burnefer symbas on the buses to which thew see downedted in practice, thus usually means that each am av allement wist rin a program loop which actases the busse in a request pattern which has a duration in clock cycles which is a power of two (e.g. 4) 8, 15 mm 72 Mc % 5 As (est.

flamily, they may absorbed beforealt a which appears on the buses during spaces, on the cycles, known as the emist Collect observation.

à consagnance où massifia. La Grade un cha 30 normal normal off everise the optime growers which an array alternt assoches all at namather and ordi memory within the sure. Land. In fact, more often than rot, the progress of a content just one loop. is token a burgaran tibe kirketa bul dek instructions in this involve when in enumbing and releasing the introductions are to be some element using this control or la child on shows the energy

35

5

10

15

20

10

15

20

25

30

35

element has no messon of ending income automore sale.

ind strength and white had in this . The is to say, about flotting the respect of their programs where fant applies

Multiplier Recumulates Was, among elements and Arithmetic logic Union (ABC, through elements. These must be included in the asky a precipity of an included in the asky a precipity of an include long for the target applications. Since the continue that any applications there is any object of a trace properties. And Figure I shows an example of an array containing PSG array elements in propositions contained for a communications increasived Figure does not show the Formisontal buses on the array and the positions of pairs of vary sail buses 40 are shown as single lines.

As well and The Latter errors on Shorte Control array algebra, the epoch is a single of Simure Contains three interfaces so may all ments into data input and output to the analogue portions of the indusprise of the interface to a discoprocessor. Each of the four Switch Control array allements (3% to 33d controls the same the matrices of elements (3% to 33d controls the same the matrices of elements (3% to 33d controls the same the matrices of elements (3% to 33d controls the same the matrices of elements (3% to 33d controls the same the matrices of elements (3% to 33d controls the same the matrices of elements (3% to 33d controls the same the matrices of elements (3% to 33d controls the matrices of elements).

Whence for thouse the complement expedits out of a Switch Court of any control to the election has controller of and RAC 9. Opening with means of loading the SAM owing the format dominal Protection describe the bear and any organization of the ROM.

Data is lessed that the DAC from the country of the less bus 32 or medicibes to the control to the recommendation.

WO 00... 1732 T.C. / GB01/04685

. . . .

element we composite to make to multiplicate 91 and 64 form magneter 93.

Ther the Subjus Court of that element as set into its normal operating the behavior finishe signal 98, the address of PAP 35 & Times set to them and the first 160 bit word in radius and leaved fuse pegister 96. On each subsequent clock cycle, the UP address is inonemental and a New 100-bit word is colded into register District in Albert works 27 suchich point if is neget to such asmum and the process is renea" a" The authors r. . Fem 9. An insided dimensity to the select topous to the order lemens in the switch matrices 55 (Highins I and F), so in this way all the switch hat it es are control, ad to a cyclical protern lastice for 128 clock ordes. As previously noted that areas of the array transfer data in overlinal patterns of a discretion less then 128 clock cycles hat theme are accommodated by recenting them within the 108 cycle partern.

ALU and MAC array o emeric have the same interfaces to the array, dividening only in the type of execution unit and associated fundaments as. Figure 7 shows an ALU array element, which whill be used to describe these interfaces to the array.

Referring to Figure 7, three 5%-bit registers, each correct from four distant run-registers itla-121d, 121e-121h and 21i-121l can be commected to either of left has 32 or sight by 36 charach run-foliages 120, thus allowing them to be toaded drom either bus. In response to instructions taken from continuous on store 121 and decoder on the continuous to the lait or right bus decoder on the continuous for the lait or right bus decoder one continuous for the lait or right bus decore located and and approximation of sub-registers located and approximation of facts in bits

BNSDOCID: <WO____0250700A2__-

5

10

15

20

25

30

WO 02/597.1. CTY 78/01/04685

 $\sum_{i \in \mathcal{I}} di$

data to she registers be no market outsite and and 195 and stored have according and so of otherwise the present 121, and shill further assembly non-lay much with nortents of these registers outsite the law and origin by sea via multiplexer like and such a bolds in the law massage embodicant, during the next country oppole of a sea-bit register way be used to land data from an array bus, data from architect may be embled to and some one at array bus and ADT system one may be embled to emble the contains of registers, these masks data gave uploated by using separate disclaim that one has a sea of registers, these masks data and according to be and a sea of the search of the contains of registers.

5

10

15

20

25

30

35

BNSDOCID: <WO_____0250700A2_1_>

Figure 8 shots the name of a switch how 51 in Figure 7. FUSIN 131 and FUSIN 10 and

Figure 9 illustrates Inc. I broken. The EDVEL signal (described below) essentiated until the data on the bus can be allowed to these slower than a concesset by the armay element.

Memory truly element (the case way) of the same features of the DUD energy element characterists above, but in addition has BUME WALL came har to member 140, 141 and 142 via rulenthlaters of the Edward Wall came har to make the 140, 141 and 142 via rulenthlaters of the acceptance RO to R3 c. 84 bit regarded to be a cosed for data applied to the Dubs, feeblit same up than the work of the Edward Terminater and the Dubs, feeblit same upon for the data applied to register 141 are cosed for the data of the coses input to the RAMS and 16-bit sub-registers to be but of 50 bit register 142 are cosed for the day be satisfy the same on the Act under the coses of the tay be satisfy the same on the Act under the coses of the tay to the same of the act the

10

15

20

25

30

35

. . . .

case of the SID true; themselves the processes of leading wate from the late of dight business wand 36 is also performed in errors of the true months. The instructions stated in instructions decore white beds have an achievable field towards from the againsts the unite of the SID struct of error. This solitional field is used to control the reading or does from the late and writing of details to these processes the structure of details and performed the state are structured as a retay stream as and ALU operation:

Referring to Tagrica 10 iff can be associate the addresses for the RANA may be refugilated exclusion the Merchy as ay exement using the otherway of and loaded in a she as becage from a single of the provided of as the array buses from an alternatively addresses must be provided of as the array buses from an alternatively above a sense of and a alternatively into anglister (A).

elements hold all the cale into a laptic for longing array elements hold all the cale into a spicious sollary the execution access elements in and losts in a side analogous global memory. Houseast in the office afternation of an arage, access to external memory day as a province, asing appropriate Interface at any allegation for the array elements of a seminary day and are followed array elements our arm not particular and associate a community array elements into contain and not particular and associate a community array elements into contain and not particular and associate a community array elements. Let contain a the central access of the sample elements. In these of the sample elements. In the central day of the central access of the sample elements.

Pagare to about him and to inque in this call.

Converse the William Line was assumed and the barranessor anchors with the strongs of the call of the first terms.

tell the ar 3 IC wave you will be fall of a color meed to seem to be the color at a call a called the

purposes of confidence of the control of the set of a sitting the SEC into the reservoir of the set of the set of an assers control the control of the configuration of the control of the control of the configuration of the control of the control of the control of the configuration of the control of the co

This common works of the council of element are the Digital to Anglogic these which is the council of element, which territors the couplific will all the color the council are the cost of the element are the cost of the element are the cost of the element of the cost of the cost of the latter measurement into first other common set of the from the result of a general purpose for the council are substituted.

according to the present intention to present the entire transform to the present intention to the present intention to the product of the architecture dones from the distribution of the most and in provide from how it has been appearable to administration in a provide from the architecture from the architecture from an appearable to the provider, intention to the architecture and to minimise provider, intention to be encountered and architecture to be used to architecture to be used to architecture to be used to architecture to be a system to be encountered divides, such as the resided notes and

A counter of core to spin outside the second care to be second as the second care to be second.

data on the last established in intersection with array of the last established in intersection. But array of section will be an established in intersection of the last established in the last established are as the last established in the last established are as the last establish

5

10

15

20

25

30

WO (2.3.4) # 0.07/GB01/04685

. .5

colt. Il il paves costigetar

The waller or and the office and the substitute of the keep the season interpretation of the season in the field of the order the need for both plant contains a secretaria. The Anna, Control Proposition (NCS) is a sed of the collections.

To along our order solutions on the recents when the entry is likely

Bodisting នៅបច្ចុប្បាល ប្រជាពលប្រជាជនប្រធានប្រជា elements

10 Coloradorely ordinario o such agree of second array elements fixing one nation

Lath except observe was a Undopus Telescoffee (UID), which is most open forest in an interest to the Armay Compared Tables 12. And him an auditest of the parameters of becauses somewhat elements when the LECTO it is of a

because some a comment of them the RRITTO in confidence section of a bound for this confidence continue data on the sub-comment. Why as I shown the continue of the Sambour ACW

When an ACD is pure no the section of a commutation which an example the rest of the commutation of the acting element much example the rest of the section of the ACD matches the JID on the array element of a equal to a designated broaccast of a esample of the ACD enter the JID of the section of the acting element must interpret the JID of the process of a esample of the ACD and perform the required action. In one presently great rised emodiment of the Judgmathor has followed according to the definition.

Valve Finitalia (seemi dest.

G. Renet (andre De Geral atentico institution particular atentico institution)

Grant from the seemi dest.

Grant from the seemi dest.

30

5

15

20

WO 02/507: 1

5

20

25

BNSDOCID: <WO_____0250700A2_1 >

PC 1111B/01/04685

1	Losa	The DATA field contains a program
		'wor' which most to reacid in the
	΄ ε	, fine a complete in the budgeam store
		olimine Aura _a : interio
11	Load	The This insufficient is program
	Proprem	work was a wise to place in the next
		Locabion in the program store of the
	i	A LOTA Systems
100	- Ghard	, its arms, element must stand
		camerating progner in prightm ofore
101.	Sung	The arms of sent much the executing
		Policeren il i junua e e soure
110	Test	Elle Jesusaya
111	Duriç	IP ace late from rest Location in the
	:	progresm shows on labe bus

Af We try he conscibet by the unray element, but the array tall narrash a inclination element which is defined as the meaner durable of and the vester controller will generall the fall of and the program of the Brazy Common linear of the middle program stores of the array sequence when he decree is a pored. Therefore, a host interiors along sleaver, which loads the uncoest, supplied by a decree weaker. The most likely to be the scarce of ACMs.

Unlike most processor , which are instruction driven, the processor of the present advention and its component amay elements, are just investing frat is, instead of the estimation at the estimation of letching an instruction arrest element end of the estimation are a result of vaccining distance.

Come a produce descine at Insign the array element such the has been scenared training the bulk RT Auray Control Ward it will begin to execute are construction sequence. Then is required in a sor notion that herepires

. •

it to build dota than, bit he data is present on the bus (significal by the common sugnal MD/FM raing low) it must shop and vale write data as eventually. During the time no he stopped in parts in table into a low power sleep of the Markov has a specifically a field in the bosh loss in the second as specifically a field in the bosh loss in the challenge at all the data has in it to

Bornowamola o toma nem o da ardulaboro (in a denomination in an architem over described hemain. 10 the September of the considerability with a samples at a fire cate which or wrather on the serveture above the acres les conrelations de la marca de la company de la com will report an authors with the distribution of the somples that 15 incoming data. This has been and for an arelloque VCO to symphocise is in Town, a bit of the data, but the mesampled date of the secureous rea the mespect to the margeson swater clock and data transfer server ment in a here that he we have the total have been experted. (In first the wild remain alone mend not be 20 synchrical and the the processor against all ak at all, with synchron wation to the lyster block being performed in the ADC interface sum well-easing . Taims the da a driven processor about a furt of the cheest invention, 25 where there is a "gar" in the traceming data, the array elements thich are threeted their go to pleep" until dara is evaluation

transfers are opinion of the independent of the entering terms and transfers are opinion of the independent of the propession. They allowed a wait a see for it least one of the separate to the independent of the separate synthetical.

diagram, this is trained to the receptable of and B)
are a columnated to be a first and are accommonded.

30

WO 02/5/7-3 DGT - . 201/04685

1...1

transfer agua dou day toball to a fill affer SEQ). In the westeres is any chosen in wife does not be fourth of the by a term of the second (as shown in the Mill or) the block of such prey load being shown its out that a smooth distrals LOWER A LOOK DESCRIPTION OF COMPANY AND A LOOK OF THE COMPANY OF COMPANY AND A COMPANY OF COMPANY AND A COMPANY AN the MINAL son half errors ared their blue to a boaded by armore elements is and as that is wear that, where no daha se walleh a suor bu on the state of the BDVAY struck talker as darkers as a first to be time. which density a sptm is a grown when a sequences a fine about new tractions are the second are for normal element B, the terractive same tensor to take about the until time officer avoidable. Note that that to data in may 17 able for our of the among a meante does not afrech manadism obstables the one debest

data, there will be a converge of an man receive any data, there will be a converge of an man over it does not come data, as cannot be a converge of an order the array. However, the approximate converge of an order of the stray point of the approximate of the best and the stray of the stray of the stray of the program of militar, so we show the of all is which tend on or an naturally stronger of all is wheth the data mands to be another for a temple where a block of data has to be another array of the lookers of gaps which occur as that from er or limit as a same way we at

The game duse. It is not a recombined and by lement does much chosen we have a recombined or a first and a recombined or a first section of the man of the section of the s

5

10

15

20

25

30

·-. .-

time one measure along a since only of an entropies sleep more

Signal is code like only strike messent the public of it is a finition.

Commission of the Every time of a record format over the rest of the analytical, which estimate to be easier dute a policy and grains, it se e de la variation de virilla de construcción de secondo de virilla de la construcción (1989) P gard 9) For the annihilation of als 52 which that 10 BDUTE IN THE TARREST TORS AND A SECOND TO BE ONE CHOCK cycle. Appropriate and the same and SED 1 CULTA IN TORIGHT FOR THE 10 W. TO et BUBCOM FOR Contraction of the property of the sample, if data in wo be the news to be on all it has a realus, 15 than all of Mr 12 to the and a claim to the fell are set to 1. In Emmer, deri in only on a time ferred on bits (0.5 %) of the one other Model and 01 Olera set to 1, 150 MMSClassin that SMTTHE desertol if we are arrowed to a formation to take in the 20 other him of the lassement dominable resultock cycle a huntipe, income and the life to semple of multiple commandered by a superior of to transfer data in the a m chick mother secondry to Figure 2 weight to those matters of the beam that 25 ammany a temper 4/% and a limbar offer eather and o but a (31:0) of his 36 stillat a translation 200 than firms fata on bits on the country of the second of the second of the second elerant TE. Sam.

30 Imming the class. Some and to bride the Switch to tech elements who early a substitute that the second of the s

WO 02/50703 TTTT 2 :01/04685

٠٠.

instruction while process of attications and are select the bus on the inputer of the engine regions 12h, "mich is lead so at the and of the analytical field of the B WALL - 23 - 11 - 天野 - 21曲 - 12 - 12 - 15 - 24 - 11 - 18 - 2 ass a bac 5 place and the army notice to the effect a substitution block cycles readified as make no the PAT Discombined Smeld. During the time that the both a on alm of term to is waitings the orly sections of the your the array element is the execution occurs to be added to which takes the wait nerous into a source era course is a . The the count meaches give the same of months in it may examined the NV described and $x \in \mathbb{R}^{n-1}$ es execution to professions to some and all and off Because the curredition and is all comparable to a is very stall schooled to the mest of the some element. very little porch is on more than a work has element is waiting

As in 1 is the TOAT teamprished do reclied above. all agreements which are is restricted from data transfer than be a a Transfer of This instruction carries the constitute on this gib to examing the BDVA signal or sit to be filled 32 in right has I sand reducted the ago dished made and chock cycles of selected TDTOM sound of the works or data is leaded.

Throughout the size a less horrous reference has been trade to lethous of select a mover descapation in the amora. There may be a made of describe in the deta_1

To empley to the case more a substant and ordata transide a seriginal every of the entropies of a form of the entres and remain sugmed a are not a large which is no paid in less necessary Taken dealer strucky that the distant, utate of all the lines has been seen as a little of all the Switch firms of the large to recognize adopted elect the tall a of become of section or at the not reing

10

15

20

25

30

10

15

20

25

30

35

used with the rotation of additional special and 502 in Figure 8 and Additional states of the decrease and 4.

From data is transformed on one bus often not all 64 km as the true. Offer will, a resultable is promising as discussed by the entire transformed one and the site of a losely of the entering the entering of the contract of the object of the lose and previous of the contract of the cont

informate to From the Policy of the train that if data or leing unamnises from our released. Till to arms olement 20 B, 4 M, 1 per 1 loss war fromber menero os reces ocor del tas debi somi i iro maio - along richt lug 32 Which is hijschen to a van eine ei part comass electron file all following locate limits and beyone thus principles of the first first or districted in further segments of the Commune Whis Low occurrying, all amments elements to the car by car mations for the a car, carse the course of for their output switch boxes 5% to be jet so assocate Archier along the bus is sen to O (and howe invalue to memo) . This is administrated by securing simples DV 1000 for 1000 du Eur me 8) to Gard signal of Sulfa that maliant and tell. A field is provided in the BONE of structure and which is exectings on an armitting event into severity view der data is askinged to properties but a slope the one or is stomen as just dear, or a time to come; makine array elements, no lease the sets date of the densuit idealds of the run sauch are though treat downs the seap clock CV I ...

There is the rich term of an invariant and and are are white ment of the property of the area are rectangly to the character of the content o

10

15

20

CLA:

1 - ស្រុក្សាស្រ្តី នេះ ស្រុក្សាស្រុក ស្រុក្សា

a columnative of provincial scale and the all went having we beautions it is a rate of the potent port, among poor having an area, a fatalogs of a raid date alignal line; a.

a the sociative which consists a clubally of switches which are somewhat is as to achor at output port of any fixed printing a research to be consisted to the imput your of any contribute presenting classes for a time incores;

each processing on the thorogensules in sect a value or the well described lines lift at the energia port to a functal logic state that the secondary and the second logic state when the fines one force the comparison of the one force the comparison at the contains the contains and the second logic state.

eron processing element hairs funched entailed to enter a marging scare for a processing time interval when the value of the craim of the action of the containing the containing the case of the associated impulsions in an above record higher state.

- 1 A processor arcoins are as produced in claim

 1, wherein the processing the and as paramachain

 such a way as to set the predecemental dise interval.
- 25 It postered in the processing also not be relied to alaim entering the percentage of a percentage of processing and the proc
- d. A grodesson in the lace of the median 1, 2 of E. Where the hard senting a set of situation enabled to be dead for the median delivery of the Almerod portionise the median of the median delivery of home of the seconds of own of the first leads fete.
- Fig. 3 gammaran; a strain an as its tell control of predefing electron. The row following to the control of the impute a contemporary of sections of a string all many sections.

10

15

20

25

converte of five contribution being and whereout the twenty for a last the contribution of the factor of the facto

- for the processor of this set as as a calculated to do not set author of this case that of equal to the first number of birs.
- present an allower of the state of a second any present and all and any present and allower of the state of the corresponding or hour pass is a state of the during a transfer time period of the state of the state of the during a transfer time period of the state of the use element may set a second by the state of th
 - A profession and the second of real conditions alaim 7, wherear our the second of a rational mean few value second the base of the condition profession, clameta is enabled to set a predomantial trainer on the bus structure.
 - A process of and the interest which is any preceding chain, wherein him to present the at the a include through a constant, for staining to select data.
- 9. Within the observation of the first as the fid in claim elements from bost with an all of late, which completely the first state.
- 30 prec light alternation of the assolution in any indicate and the assolution in the assolution of the angle of the an
 - pracentic chair for a result of the following for the second and second as the second as the second and second as the second and second as the second
- prome the number of the control of the any

WO 02/50%** 31 13 \1/04685

. .


5


 $\mathbb{Q}_{p}(\operatorname{id}_{\mathbf{x}}(\mathbf{s}))$ is the formula of the problem of the second constant of the


, directly seems of the distance \hat{t} that distance the distance \hat{t}


) we about the contract the property of the p


as second by join for a smalless of rank to the section. Note:














. . . Enskip 1-53 366 g.4 Section 1 1 30




•


BNSDOCID: <WO_____0250700A2 >







BNSDOCID: <WO_____0250700A?_..



ADDRESS | POT | MATA | SITS

	0.1400		31000 000				p.m.s weep	, -	
, · - · ·	5	-				1	. 1		
	ľ					;	11		
		2.					7.0	•	
#O. B	- ;			. 3		- 7	WA: A	j	
4	. !	L.	•	,	ñ		>	i i	
						• 7	Avente	1.	
						i		7	
		<	1		le sea	1		To the second	
-	1 :		_	· •	la rea	:	A'. WAKE		
; !	: 1	A. A.	-				12	••	
•	4.		•			D-	14/1. W		
7	. 1)	t	,			1 - 1		
A	, }	- n::	i				<	1,	
* *****		1 >: 1	į.	f1 2	'	ţ	1	, <u> </u>	
				3	of the		,		
	•					4	211	y.	
							* .	•	
	1.3						MENTE	, .	
							-	*	
**·*· L		·· ·				• • • • •	(4)	<u>.</u>	
1								:	
			i		· · · · ·				
9 . 4		• .					31		1
							(Section !	,	
	Ç.[•		ilij	٠.	٠.
,			1	4			3		
V			1	V Here				* :	
·		3 42			4			<u> </u>	
" 		434.30				ï	market union		- 2
	i	· 1				1	1.4	.::	_'
		• •					100	٠,	
		4.						4	
							"	•	
						: 20 0		2.7	
		***						22	
	27 B 4	** E3	1				No. we	-	
							ij		
	•					•	- 2	1	
	O			0.00		es	4		
		, 2			·			•	
				11.45		- 100 5	4		
		v.				•			
	449178	3: 4.	-4/2		A* .	63	3 * 1		
	• '	~,	M.W.H		4	의 요	or the second		
Ŧ.	٠	٠.	₹.	d.	- 4	<u> </u>	*	Ţ.	
		***	?.	. ,	- 7 -	02.4		<i>:</i>	
	ماند. ا		47	•	4		Ţ.	•	
	:.						•	•	
	:				·-•	<u>.</u>			
	1					. 3			
	<u>,2.</u>								

为《克·罗克·西斯·罗斯特》(1977年),新古森

. D

(19) World In all would be rest in gother latemedice Bur i.

> (43) International Publication of its 27 der 2002 (27.00.7) \$

LECEPTET AL

20) international Profication Number VO 1 050760 A3

(51) Internation of the or of Classification of the COSE Control JH3 Co.

(21) Internation 1. g. faul 12 Ma 27 m . - 2 W 11 / 11.635

(25) Filing Long. the:

(26) Publication nut a rusa.

(30) Priority Da " 0030FI94 R 16 Desprise 101 16 (2.25%)

(71) Applicant fine on its ignared concentracy (8) (8). OCHIP Discipe LIPINGTO TROPP. (200) Gardens Facility 2000.

(72) Investor e.


(75) Invertous Aug. 1. 2012 / J. U.S. oat / 12 J. Phys. A. 2 Lett. Peter First Control of Table (GB).

Promi Craff 12 31. i Christopher; Haseltine Local Co. at the Chart 5-19 Kingsway, London SUMBER DISE.

1979 1989 (all of the second): ARIPO patent (GH, GM, B) 1979 1979 1979 1979, UG, ZW), Eurasian p. 38 t. . . . 422, 526. (2. P. . .), RU, TJ, TM), European parts Fres TE DE ES, FI, FR, GB, GR, IE, THE DEER, PR. CE, ST. P. S. ES, PI, FR. OB, OK, IE, 4U, 1912, 1912, P. S. P. S. API patent (BF, BJ, CF, f i felt it. . . Mr., Mr., NE, SN, TD,

[Continued on next page]

(54) Title: PROCHESSOR ADDITION OF S



(5) and a 1. The is described a processor at steement in a flurality of processing eler one essertion, are raving at least one input 3 14 10 1 13 212 input port, each port hav-The state of the s to home to have which contains a plurality of twelvers of the ranged so as to allow in many and all of these processing element and a compact in a largingut port of any second 7.3 essing a conditional time interval, in which and permitted to set a value or the $a_{i+1} = a_{i+1}$ give line of its output port to a list legal that the associated data bus continue to the contain a transis also, a convince each processing element Residence of the several when the value on le to the associated input to girls state. This reduces and the device.

Published:

to the second second of the control of the second of the s --- with inters. In the many

BNSDOCID: <WO_____0250700A3_!_>

Category *	·	Harristo of Insectic
X	SCHEDIT U ET AL: TRATANTE - CUIT E-CO P	,3.4,
1	A ige - A informed mints, in the A ide ide To DN - The - A idea - つみge では、「まずな一句の d contains」「「「 is in A idea」」「 GR」「ログセード A idea column」「 in A in A idea (idea)」「 idea)」「 idea (idea)」「 idea (idea)」「 idea (idea)」「 i	• 5-8

11144 2	The second secon
Special categorn of (cf.) of the training	The first control of the control of
'A' document damagnation of the following to the considered to us of the control	min in the color battle and in action (but in a color in the mouth of the color in
'E' sarier document but mile shad in oriented but marker to filter the but marker to filter the but mile to filter the but mile to the but mil	fM (document of graffice file in the mean of a better the action of the file context of the first term of the file of the fil
C document while rates in an evident promption in their which is clearly their promption of the control of	The property of the control of the c
'O' document rate' : 5 / 1	The state of the s
Per document purity and a second of the seco	e i la marchia conspilato (May
Date of the actual U. (dia 1997), the Contuit and U. (dia 1997)	The state of the s
6 3g * 2 · :	1. P. J. 222.32
Name and mattern of the control of the	en e
Park and the Burger of Burger of the	
ण प्रति १० वर्ष नेपास्त ११ वर्ष देशकार स्थानिक स्थान	Contract of

Form PCT/ISA/210 (2011)

BNSDOCID: <WO____0250709#: -

:

	managan was a sama a	The state of the s
Continua egory *	Rion) DON 27 of TB CASE of the Second A Continue of the Contin	No.
	manganan ang ang ang ang ang ang ang ang	1. 13
	SCHMON & ET AL. FOR HER INVESTIGATION PROCESS! FOR FLACIOUS HOLD FROM TRAINES AND CONTRACTOR OF THE CO	:
	NEW YORK DEUT, US, vol. 60 / 0 0 dams 1630 (1940-04-63) pages 100 / 0 4240, 2400	<u>:</u> :
	The whole contained the Property (NEE)	į j
	19 January 2000 (auClauleus) page 17, line 26 - line 37; figure 1	
1		
;		
	10 (contral at the lates) (1.5) (1.5) (1.5)	commence with a first of the same of the s

1 1 3 1 F

ATTER TORRESTANTING STATE

Patent door, most cited in sperching, ort		4 Walls T 57 2		Patent family member(s)	Cation
EP 0973000		55-0-2365	5.173	9608778	3-03-199
			٠.	0979039 38	.3- 31-200
			C F	69424364 11	(3-16-200)
			1.2.	69424304 2	≥0 ·.1−200
				0728337 J1	23-08-199
			i i	95059±1. (J 15-199
		manusari en la recensión de			

Form PCT/ISA/210 (35.0 Unit) 36 (1... 11.58)

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record.

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.